

## Refine Search

### Search Results -

Terms	Documents
L12	0

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
**IBM Technical Disclosure Bulletins**

Search:

L13

Refine Search

Recall Text

Clear

Interrupt

### Search History

DATE: Tuesday, June 22, 2004   [Printable Copy](#)   [Create Case](#)

#### Set Name Query

side by side

#### Hit Count Set Name

result set

DB=TDBD; PLUR=YES; OP=OR

L13   L120   L13

DB=DWPI; PLUR=YES; OP=OR

L12   L110   L12

DB=JPAB; PLUR=YES; OP=OR

L11   L100   L11

DB=EPAB; PLUR=YES; OP=OR

L10   L90   L10

DB=USOC; PLUR=YES; OP=OR

L9   L80   L9

DB=PGPB; PLUR=YES; OP=OR

L8   L70   L8

DB=USPT; PLUR=YES; OP=OR

L7   L5 and "storage near5 transistor"0   L7L6   L5 and "sense transistor" and "read transistor" and "write transistor"0   L6

<u>L5</u>	"memory cells" same ("common storage" or "common capacitor")	108	<u>L5</u>
<u>L4</u>	"memory eccls" same "common capacitor"	0	<u>L4</u>
<u>L3</u>	"memory eccls" same "common storage"	0	<u>L3</u>
<u>L2</u>	L1 "memory eccls" same (common near6 storage)	0	<u>L2</u>
<u>L1</u>	"memory eccls" same "common storage"	0	<u>L1</u>

END OF SEARCH HISTORY

## Refine Search

### Search Results -

Terms	Documents
L12	0

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
**IBM Technical Disclosure Bulletins**

Search:

L13





### Search History

DATE: Tuesday, June 22, 2004    [Printable Copy](#)    [Create Case](#)

#### Set Name Query

side by side

#### Hit Count Set Name

result set

*DB=TDBD; PLUR=YES; OP=OR*

L13    L12

0    L13

*DB=DWPI; PLUR=YES; OP=OR*

L12    L11

0    L12

*DB=JPAB; PLUR=YES; OP=OR*

L11    L10

0    L11

*DB=EPAB; PLUR=YES; OP=OR*

L10    L9

0    L10

*DB=USOC; PLUR=YES; OP=OR*

L9    L8

0    L9

*DB=PGPB; PLUR=YES; OP=OR*

L8    L7

0    L8

*DB=USPT; PLUR=YES; OP=OR*

L7    L5 and "storage near5 transistor"

0    L7

L6    L5 and "sense transistor" and "read transistor" and "write transistor"

0    L6

<u>L5</u>	"memory cells" same ("common storage" or "common capacitor")	108	<u>L5</u>
<u>L4</u>	"memory eccls" same "common capacitor"	0	<u>L4</u>
<u>L3</u>	"memory eccls" same "common storage"	0	<u>L3</u>
<u>L2</u>	L1 "memory eccls" same (common near6 storage)	0	<u>L2</u>
<u>L1</u>	"memory eccls" same "common storage"	0	<u>L1</u>

END OF SEARCH HISTORY